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ARTICLE OPEN
3D integrated superconducting qubits
D. Rosenberg1, D. Kim1, R. Das1, D. Yost1, S. Gustavsson2, D. Hover1, P. Krantz 2, A. Melville1, L. Racz1, G. O. Samach1, S. J. Weber1,
F. Yan2, J. L. Yoder1, A. J. Kerman1 and W. D. Oliver1,2,3
As the ﬁeld of quantum computing advances from the few-qubit stage to larger-scale processors, qubit addressability and
extensibility will necessitate the use of 3D integration and packaging. While 3D integration is well-developed for commercial
electronics, relatively little work has been performed to determine its compatibility with high-coherence solid-state qubits. Of
particular concern, qubit coherence times can be suppressed by the requisite processing steps and close proximity of another chip.
In this work, we use a ﬂip-chip process to bond a chip with superconducting ﬂux qubits to another chip containing structures for
qubit readout and control. We demonstrate that high qubit coherence (T1, T2,echo > 20 μs) is maintained in a ﬂip-chip geometry in
the presence of galvanic, capacitive, and inductive coupling between the chips.
npj Quantum Information  (2017) 3:42 ; doi:10.1038/s41534-017-0044-0
INTRODUCTION
Superconducting qubits are a prime candidate for constructing
large-scale quantum processors due to their lithographic scal-
ability, compatibility with microwave control, gate speed, and
relatively long coherence times in planar geometries.1,2 Recent
increases in coherence times3–5 and the development of fast,
high-ﬁdelity single-qubit gates6–8 and two-qubit gates7,9 have
yielded control ﬁdelities that exceed the most lenient thresholds
required for fault tolerant quantum error correction via the surface
code,10 a code of particular interest because it requires only
nearest-neighbor interactions between qubits. With this motiva-
tion, recent experiments have prototyped basic error-detection
codes, Bell-state memories, and multi-qubit entangled states using
four,11 ﬁve,12 nine,13 and ten qubits14 in a planar geometry. While
these experiments are important demonstrations of the under-
lying qubit technology, the devices were all controlled and read
out using interconnects that laterally addressed the qubits from
the perimeter of the same chip. Extending this approach to larger
numbers of qubits is impractical due to the interconnect crowding
that will occur when addressing qubits within a large two-
dimensional array. Moving into the third dimension eases such
geometrical constraints, enabling efﬁcient interconnect routing to
large 2D arrays, allowing for more compact qubit-qubit coupling
geometries, and affording signiﬁcantly increased connectivity
beyond nearest-neighbor interactions that is advantageous for
many error correcting codes10,15,16 and of importance to quantum
annealing and quantum simulation.
One method for accessing the third dimension is to use
monolithic fabrication techniques to create a planarized multi-
layer structure. This method has been used in the D-Wave
quantum annealing processors containing more than 2000 qubits
(URL https://www.dwavesys.com/). However, with current fabrica-
tion techniques the price of monolithic fabrication is a severe
penalty on qubit coherence, as evidenced by the low coherence
time of the qubits in the D-Wave processor compared with state-
of-art in single-layer aluminum devices.3,5,17 A previous
experiment used a ﬂip-chip architecture with large sapphire
spheres setting the spacing between two chips,18 but the
assembly method used was not scalable and lacked galvanic
connection between the chips. More recent efforts have focused
on scalable vertical interconnects,19–21 but these approaches have
not yet demonstrated compatibility with high-coherence super-
conducting qubits.
Here we describe an approach that leverages heterogeneous
3D integration to create an architecture that enables use of the
third dimension without sacriﬁcing qubit performance, and we
present proof-of-principle experimental data indicating the
feasibility of this approach. Figure 1 shows a schematic of our
envisioned structure. The design consists of three chips, attached
using superconducting bump bonds, with each chip performing a
different function. The top chip contains the superconducting
qubits that are the basic logic elements of the quantum processor.
The middle interposer chip has patterned surfaces on both sides
of the chip, with metalized through-silicon vias (TSVs) providing
connectivity between the two surfaces. The bottom chip uses a
multilayer planarized process for efﬁcient wire routing22 and
active Josephson junctions for signal ampliﬁcation.23 In this
design, elements on the top surface of the interposer chip, close
to the qubits, are galvanically, inductively, or capacitively coupled
to the qubits for bias, control, and readout, and these elements
connect to the signal readout and interconnect chip through the
TSVs and the indium bumps. This design has two signiﬁcant
advantages. First, the fabrication processes for each chip can be
performed separately and independently. This is particularly an
advantage for fabrication of the qubits, which are notoriously
sensitive to materials and processes that can cause decoherence.1
Second, the thick interposer chip provides a large mode volume
for the qubit electromagnetic ﬁelds as well as isolation between
the qubit and interconnect/readout chip, ensuring that the qubit
performance is not degraded by the added system complexity.
A ﬁrst step towards assessing the practicality of the 3D structure
illustrated in Fig. 1 is to determine its impact on qubit
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performance. The presence of an additional surface proximate to
the qubit may introduce new sources of noise, reducing qubit
coherence times. In addition, 3D integration generally requires
additional processing steps, such as depositing additional metal
layers and bonding the chips, that may affect qubit performance.
To quantify the effect of 3D integration on the qubit, we
performed experiments using an intermediate architecture where
a qubit chip is bonded to a single chip—an interposer without
TSVs—using indium bumps. This allows us to determine the
impact of 3D integration and to demonstrate basic desirable
functionalities enabled by 3D integration, such as off-chip control
and readout of the qubit.
RESULTS
For the experiments described here, we fabricated capacitively
shunted aluminum ﬂux qubits using a process that has been
described elsewhere.5 As shown in Fig. 2a, each chip contains six
qubits, each of which is inductively coupled to a bias line for
applying magnetic ﬂux to shift the qubit energy levels and
capacitively coupled to a quarter-wave resonator for control and
dispersive readout. The qubits have relatively large loop areas, a
design choice related to their application to quantum annealing,
and generally have T1, T2 ≈ 20 μs, somewhat lower than obtained
for gate-based smaller-loop designs with T1, T2 ≈ 50 μs.
5 The
resonators, which are spectrally spaced by approximately 50 MHz,
are all inductively coupled to a transmission line for multiplexed
readout and control. Our bump bonding approach included the
addition of a patterned under bump metalization (UBM) layer, a
metal stack comprising Ti/Pt/Au, to our standard qubit fabrication
process, in order to make contact to the aluminum and to provide
a diffusion barrier to avoid the formation of intermetallic
compounds.
Qubits were designed to be tested either on stand-alone single
chips, as shown in Fig. 2a, or in a ﬂip-chip conﬁguration with
separate qubit and control/readout chips, as shown in Fig. 2b. For
the ﬂip-chip conﬁguration, we bonded the qubit chip to a silicon
interposer chip that contained structures (e.g., capacitors,
inductors, transmission lines, etc.) patterned from evaporated
aluminum. As with the qubit wafers, a patterned under bump
metallization layer was used for making electrical contact to the
aluminum.
The design shown in Fig. 2b is notable, both because the qubit
chip is bonded to another chip, and because all the structures
used to control and read out the qubits are on the other chip. With
the exception of the underbump metallization structures required
for bump bonding and jumpers used to connect disparate
sections of ground plane and improve the qubit microwave
environment, the only structures on the qubit chip are the qubits
themselves. As shown in the color-coded schematic at the bottom
of Fig. 2, the ﬂux bias line and readout resonator elements have
been relocated to the control/readout chip and are inductively
Interposer
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Parametric readout amplifiers and qubit bias/control routing 
TSVs
Fig. 1 Envisioned scheme for control and readout of a large-scale,
3D integrated quantum processor. The qubit, interposer, and
readout/interconnect chips are connected using indium bump
bonds. The qubits are separated from the readout and control layer
by an interposer chip with through-substrate vias that provide
input/output (I/O) connectivity to/from the qubits. Because the
chips are fabricated separately, each fabrication process can be
optimized independently
Fig. 2 Standard (a) and ﬂipped qubit chip (b) conﬁgurations. a Schematic of standard qubit chip with six capacitively shunted ﬂux qubits.
Each qubit, which comprises a loop with three Josephson junctions shunted by a large capacitor, is capacitively coupled to a quarter-wave
resonator for dispersive readout and control, and inductively coupled to a ﬂux bias line. In this conﬁguration, all readout and control elements
are on the qubit chip. The array of small squares are the under bump metallization layer. An optical micrograph of one of the qubits and its
corresponding readout resonator is shown to the right. b Schematic of a ﬂip-chip qubit chip. In this conﬁguration, the qubits are on one chip,
whereas the readout and control elements are on another chip that is bonded to the qubit chip. For visibility, the metal on the qubit chip is
shown in green in the schematic and on the circuit diagram. An infrared through-chip image of one of the qubits and readout resonators is
shown to the right. The features which appear to be breaks in the resonator and bias lines are strips of metal on the qubit chip to connect
different sections of ground plane on the readout and control chip
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and capacitively coupled to the qubit across the gap separating
the two chips.
To the extent possible, we ensured that the ﬂip-chip qubits
were nominally the same as the planar qubits, which served as our
experimental controls. This required design modiﬁcations in order
to account for the vertical spacing (2–10 μm) between the chips
and the change in capacitance due to an increased effective
dielectric constant resulting from the presence of the extra silicon
chip. We took these effects into account and designed the chips
so that the shunt capacitance, the capacitive coupling between
the qubit and the resonator, and the mutual inductance between
the ﬂux bias line and the qubit loop were nominally the same for
the qubit designs shown in Fig. 2a, b. Each of the six qubits on the
chip in Fig. 2b is designed to be bonded to another chip at one of
four possible standoff distances of 2, 5, 10, and 20 μm. Simulations
indicate that our design is fairly robust to deviations in the qubit-
interposer spacing; for the 10-μm target design, a deviation of 1
μm results in a change in shunt and coupling capacitance of
around 2 and 5%, respectively. In practice, we control the chip-to-
chip spacing across the 5mm× 5mm chips to better than 1 μm.
To determine the impact of bump bonding on qubit coherence,
we ﬁrst tested the capacitively shunted ﬂux qubits in the standard
single-chip conﬁguration (Fig. 2a). Based on noise spectroscopy
measurements across a range of qubit designs fabricated using
the same process,5 it is expected that both charge and ﬂux noise
play a role in limiting the T1 of these devices. As a result, our
measurements are sensitive to increases in both charge and ﬂux
noise. The T1 and T2,echo times for these qubits were measured to
be 10–20 μs, in reasonable agreement with measured ﬂux and
charge spectral noise densities.5 This range represents measure-
ments of nominally identical qubits from different fabrication runs
and at different times, and we attribute variations in the
measurements to changes in qubit noise sensitivity due to small
variations in qubit parameters from chip to chip, the presence of
weakly coupled electromagnetic modes that may have small
variations from package to package, and temporal ﬂuctuations of
quasiparticles.24
Figure 3 shows repeated measurements of T1 and T2,echo on
degeneracy for the ﬂip-chip qubit illustrated in Fig. 2b, where the
qubit is biased, controlled, and read out using structures on a
separate chip at a standoff distance of 10 μm. We perform
repeated measurements and time average over these measure-
ments to account for any long-time temporal variation of the
coherence times. We ﬁnd that the relaxation and echo times of
20.9 and 24.6 μs, respectively, are within the same range as those
measured on qubits in the standard conﬁguration (Fig. 2a),
indicating that 3D integration did not adversely affect the qubit.
The slight increase in T1 and T2,echo compared to our control could
be due to reduced participation of the surfaces in the qubits
electric ﬁeld,25 but the increase is within the range of variations
we generally observe in similar qubits.
Although the demonstration of off-chip readout and control
was enabled by capacitive and inductive coupling alone, direct
galvanic connection between bump-bonded chips is required for
the full architecture shown in Fig. 1. Using structures such as those
shown in Fig. 4, we have measured the inter-chip resistance at low
frequencies using chains of bumps and at microwave frequencies
using resonators with bump interconnects. For the low-frequency
measurements, we performed low-temperature four-wire mea-
surements of the bump chains using both a commercial multi-
meter and a lock-in ampliﬁer at frequencies ranging from 2 to
200 Hz. We observe changes in resistance at 3 and at 1 K, which
we attribute to the indium and the aluminum going through their
respective superconducting transitions. Using a chain of 2,704
indium bumps, we measured a DC resistance of 240 nΩ per bump
at temperatures well below 1 K, consistent with estimates of the
normal state resistance of the under bump metallization layer. To
reduce this resistance, we note that the UBM may be replaced by a
superconducting material such as TiN.26
In addition to DC signals, bumps will likely be used to pass
microwave signals, e.g., for qubit control and readout. Therefore, it
is important to quantify microwave loss due to the indium bumps,
for example, from electrically-active two-level systems (TLS) on the
bump surfaces that participate in the qubit electromagnetic mode
volume. To measure the bump resistance at microwave frequen-
cies, we designed quarter-wave transmission line resonators with
bump interconnects, where the resistance of the bump is manifest
as a reduction in the quality factor of the resonator. The
resonators, with resonant frequencies ranging from 4.5 to
5.5 GHz, were distributed between two chips, and a single bump
with a diameter of 15 μm before compression (30 μm after
compression) provided an electrical connection between the
sections of the resonator. As shown in Fig. 4b, we designed
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Fig. 3 T1 and T2,echo times for the ﬂip-chip qubit conﬁguration
shown in Fig. 2b, with a 10 μm standoff distance between the qubit
and readout/control chips. Repeated interleaved scans were taken
over the course of approximately 27 h. The insets show single
representative measurements of T1 (T2,echo), and the main plots
display the results of ﬁts to an exponential decay curve with 95%
conﬁdence error bars. The measured relaxation and coherence
times are approximately equal to those for the experimental control
shown in Fig. 2a, where the qubit, readout, and control elements are
all on one chip
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resonators where the bump interconnects were either at the
shorted end of the resonator (the voltage node), or near the
middle of the resonator, where both voltage and current oscillate
at the resonant frequency. Depending on the dominant loss
mechanism, we expect different results for the position depen-
dence of the loss. If the loss mechanism is primarily through
interaction with a bath of TLS, we expect the resonators with
interconnects near the middle of the resonator to exhibit a greater
reduction in their quality factor, Q. If, on the other hand, the
primary loss mechanism is resistive loss, we expect the resonators
with interconnects at the shorted end of the resonator to have a
greater Q reduction, since the interconnect is at the position with
the greatest current ﬂow.
The top panel of Fig. 5 shows the reduction of quality factor for
seven resonators across two chips. Four of the resonators had
interconnects at the voltage node, and three had interconnects
near the middle of the resonator. For each chip, the intrinsic quality
factor due to other effects (e.g., material losses and non-bump
geometry-related effects), Qi,control, was measured using a resona-
tor with the same geometry but no bump interconnects. We then
measured the internal quality factor of the resonators with bumps,
Qi, and subtracted Qi,control in parallel to obtain the Q reduction due
to the bump Qbump = (1/Qi − 1/Qi,control)
−1. The resonators with the
bumps at the voltage nodes clearly show a more pronounced
reduction in Q, consistent with the bumps exhibiting a series
resistance at microwave frequencies. We extracted this resistance
from our data by comparing the reduction in quality factor to
simulations of an ideal coplanar waveguide resonator with varying
resistance at the appropriate locations along the resonator. The
extracted resistances are in the range of 0.1 to 0.5 mΩ (bottom
panel of Fig. 5). The slight power dependence seen in the
resonators with bumps in the middle of the resonator is plausibly
consistent with the behavior expected from TLS, which should
saturate at high powers. If TLS were contributing to the Q-
reduction, however, we would expect that at high photon
numbers, where the TLS are saturated, the effective bump
resistance would be equal to that obtained from the data with
bumps at the voltage node. The inconsistency may be related to
small systematic differences between the resonators, but remains
undetermined.
There are several factors which could contribute to the
difference of three orders of magnitude between the DC and
microwave resistance. First, the indium could intrinsically be
lossier at microwave frequencies compared to DC frequencies.
Second, the thin normal underbump layer could result in different
current ﬂows at DC and microwave frequencies. Finally, small
differences in the design of the DC and microwave structures,
such as the spacing of adjacent bumps, could contribute to the
resistance difference. Overall, the data indicate that it should be
possible to incorporate the bumps in transmission lines with
microwave power levels suitable for qubit manipulation and
measurement, but, in their present form, not in high-Q resonators
or for transferring quantum information. A next step that may
alleviate this issue is the use of superconducting underbump
metals such as TiN.26
DISCUSSION
Our demonstration of capacitive, inductive, and low-resistance
galvanic coupling between two chips is a promising ﬁrst step
(a) (b)
(d)
(c)
Fig. 4 Structures for measuring the DC and microwave properties of the bump interconnects. a Representative schematic of a bump chain for
measuring DC resistance. Strips of aluminum on two separate chips (shown in blue and green) are connected by indium bumps to form a
continuous chain. The actual bump chains measured have 2,704 bump interconnects. b Bump-interrupted quarter-wave resonators for
measuring microwave loss. Coplanar waveguide resonators are split across two chips, with an indium bump providing connectivity between
the two sections. The chips each have ﬁve resonators, one experimental control with no bump interconnects and four resonators with bump
interconnects, two near the middle of the resonator, and two near the voltage node of the resonator. c Top-down view of resonator with
bump interconnect near the middle. The darker shaded region represents a cutout in the metal on the bottom chip to avoid capacitive
loading. d Top-down view of resonator with bump interconnect at the voltage node
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Fig. 5 Measurements of the bump-interrupted resonators shown in
Fig. 4b. The top panel shows the contribution of the bump
interconnect to the quality factor of the resonator, and the bottom
panel shows the effective bump resistance, inferred by treating the
bump as a series resistance
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toward building larger-scale devices for quantum information
processing. We have shown that it is possible to control and read
out a qubit using off-chip elements while maintaining high qubit
coherence. Although we have performed these initial demonstra-
tions with ﬂux qubits, designed for use in quantum annealers,
these results are generally applicable to chip-based superconduct-
ing and semiconducting qubit modalities used for all forms of
quantum information processing, including computation, anneal-
ing, and emulation. Additionally, for transmons and other qubits
limited by surface dielectric losses, the enhanced capacitance
provided by the ﬂip-chip architecture enables the construction of
smaller qubits with lower electric ﬁeld surface participation. We
believe these proof-of-principle experiments are the ﬁrst step
towards an architecture that will enable large-scale quantum
processing with high-coherence qubits.
METHODS
The capacitively-shunted ﬂux qubits were fabricated on 2″ silicon wafers
using the process described in ref. 5. The three junctions forming the qubit
loop had a ratio between the small and large junction areas of α = 0.43,
with a large junction area of 0.065 μm2 and critical current density
Jc ¼ 3:3 μAμm2. The qubit loop was shunted by a 48 fF planar capacitor,
resulting in a qubit frequency of 4.8 GHz at degeneracy.
In the ﬂip-chip conﬁguration, the qubit chips were bonded to a control/
readout chip that had structures patterned from a 250-nm layer of
evaporated aluminum, with an underbump metallization layer of Ti/Pt/Au
(with layer thickness 20, 50, and 100 nm, respectively) for making contact
to the aluminum. Thick (8–30 μm tall) pillars of indium with diameters of 15
and 30 μm were evaporated on top of the underbump metal (squares in
Fig. 2) and patterned using a lift-off step, and a commercial thermo-
compression bonder was used in force-feedback or distance-feedback
mode to bond the chips together at a temperature of 105 °C. Three-
dimensional images of the two bonded chips using a white-light
interferometer and a confocal microscope indicated that the tilt angle
between the two chips was less than 0.4 mRad, and infrared images
showed an in-plane alignment error of less than 1 μm.
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permission of the US Government sponsors who funded the work.
ACKNOWLEDGEMENTS
We gratefully acknowledge J. Birenbaum, G. Calusine and W. Woods for useful
discussions and M. Augeri. P. Baldo, G. Fitch, J. Lidell, K. Magoon, X. Miloshi, P.
Murphy, B. Osadchy, A. Sevi, R. Slattery, C. Thoummaraj, D. Volfson and T. Weir for
valuable technical assistance. This research was funded by the Ofﬁce of the Director
of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity
(IARPA) and by the Assistant Secretary of Defense for Research & Engineering under
Air Force Contract No. FA8721-05-C-0002. The views and conclusions contained
herein are those of the authors and should not be interpreted as necessarily
representing the ofﬁcial policies or endorsements, either expressed or implied, of
ODNI, IARPA, or the US Government.
AUTHOR CONTRIBUTIONS
D.R. performed the measurements. D.R. and W.D.O. wrote the manuscript. D.K., R.D.,
D.Y., A.M., L.R. and J.Y. fabricated and planned and performed 3D integration of the
devices. S.G., D.H., G.O.S., S.J.W., and F.Y. contributed to the qubit design,
measurement infrastructure, and data analysis. P.K. rendered the 3D illustrations. A.
J.K. and W.D.O. proposed the experiment. All authors discussed the results and
commented on the manuscript.
ADDITIONAL INFORMATION
Supplementary Information accompanies the paper on the npj Quantum
Information website (https://doi.org/10.1038/s41534-017-0044-0).
Competing interests: The authors declare that they have no competing ﬁnancial
interests.
Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims
in published maps and institutional afﬁliations.
REFERENCES
1. Oliver, W. D. & Welander, P. B. Materials in superconducting quantum bits. MRS
Bull. 38, 816825 (2013).
2. Devoret, M. H. & Schoelkopf, R. J. Superconducting circuits for quantum infor-
mation: an outlook. Science 339, 1169–1174 (2013).
3. Barends, R. et al. Coherent josephson qubit suitable for scalable quantum inte-
grated circuits. Phys. Rev. Lett. 111, 080502 (2013).
4. Rigetti, C. et al. Superconducting qubit in a waveguide cavity with a coherence
time approaching 0.1 ms. Phys. Rev. B 86, 100506 (2012).
5. Yan, F. et al. The ﬂux qubit revisited to enhance coherence and reproducibility.
Nat. Commun. 7, 12964 (2016).
6. Sheldon, S. et al. Characterizing errors on qubit operations via iterative rando-
mized benchmarking. Phys. Rev. A 93, 012301 (2016).
7. Barends, R. et al. Superconducting quantum circuits at the surface code threshold
for fault tolerance. Nature 508, 500–503 (2014).
8. Rol, M. et al. Restless tuneup of high-ﬁdelity qubit gates. Phys. Rev. A 7, 041001
(2017).
9. Sheldon, S., Magesan, E., Chow, J. M. & Gambetta, J. M. Procedure for system-
atically tuning up cross-talk in the cross-resonance gate. Phys. Rev. A 93, 060302
(2016).
10. Fowler, A. G., Mariantoni, M., Martinis, J. M. & Cleland, A. N. Surface codes: Towards
practical large-scale quantum computation. Phys. Rev. A 86, 032324 (2012).
11. Córcoles, A. et al. Demonstration of a quantum error detection code using a
square lattice of four superconducting qubits. Nat. Commun. 6, 6979 (2015).
12. Ristè, D. et al. Detecting bit-ﬂip errors in a logical qubit using stabilizer mea-
surements. Nat. Commun. 6, 6983 (2015).
13. Kelly, J. et al. State preservation by repetitive error detection in a super-
conducting quantum circuit. Nature 519, 66–69 (2015).
14. Song, C. et al. 10-qubit entanglement and parallel logic operations with a
superconducting circuit. arXiv:1703.10302 (2017).
15. Bombin, H. & Martin-Delgado, M. A. Topological quantum distillation. Phys. Rev.
Lett. 97, 180501 (2006).
16. Kovalev, A. A. & Pryadko, L. P. Fault tolerance of quantum low-density parity
check codes with sublinear distance scaling. Phys. Rev. A 87, 020304 (2013). (R).
17. Weber, S. J. et al. Coherent coupled qubits for quantum annealing Phys. Rev. A 8,
014004 (2017).
18. Li, D., da Silva, F. C. S., Braje, D. A., Simmonds, R. W. & Pappas, D. P. Remote
sensing and control of phase qubits. Appl. Phys. Lett. 97, 102507 (2010).
19. Béjanin, J. et al. Three-dimensional wiring for extensible quantum computing:
The quantum socket. Phys. Rev. Appl. 6, 044010 (2016).
20. Versluis, R. et al. Scalable quantum circuit and control for a superconducting
surface code. arXiv:1612.08208 (2016).
21. Liu, Q. et al. Extensible 3d architecture for superconducting quantum computing.
Appl. Phys. Lett. 110, 232602 (2017).
22. Tolpygo, S. K. et al. Fabrication process and properties of fully-planarized deep-
submicron Nb/Al − AlOx/Nb Josephson junctions for VLSI circuits. IEEE Trans. Appl.
Supercond. 25, 1–12 (2015).
23. Macklin, C. et al. A near-quantum-limited josephson traveling-wave parametric
ampliﬁer. Science 350, 307–310 (2015).
24. Gustavsson, S. et al. Suppressing relaxation in superconducting qubits by qua-
siparticle pumping. Science 354, 1573–1577 (2016).
25. Wang, C. et al. Surface participation and dielectric loss in superconducting qubits.
Appl. Phys. Lett. 107, 162601 (2015).
26. Foxen, B. et al. Qubit compatible superconducting interconnects.
arXiv:1708.04270 (2017).
Open Access This article is licensed under a Creative Commons
Attribution 4.0 International License, which permits use, sharing,
adaptation, distribution and reproduction in anymedium or format, as long as you give
appropriate credit to the original author(s) and the source, provide a link to the Creative
Commons license, and indicate if changes were made. The images or other third party
material in this article are included in the article’s Creative Commons license, unless
indicated otherwise in a credit line to the material. If material is not included in the
article’s Creative Commons license and your intended use is not permitted by statutory
regulation or exceeds the permitted use, you will need to obtain permission directly
from the copyright holder. To view a copy of this license, visit http://creativecommons.
org/licenses/by/4.0/.
© The Author(s) 2017
3D integrated superconducting qubits
D Rosenberg et al.
5
Published in partnership with The University of New South Wales npj Quantum Information (2017)  42 
